, SIII 21

APPLICANTS

TITLE

U.S. UTILITY Patent Applic	ation	
O.I.P.E.	PATENT DATE	
Mit a Roll		
SCANNED 746(3) Q.A. 16		

		01.400	SUBCLASS	ART UNIT	EXAMINER
APPLICATION NO.	CONT/PRIOR	CLASS			
09/896059	D	716	}	2825	IMON PSON

Debashis Bhattacharya Vamsi Boppana Rabindra Roy Jayanta Roy

Method for automated design of integrated circuits with targeted quality objectives using dynamically generated building blocks

PTO-2040 12/99

		ISSUING C	LASSIFICA	ATION		
ORIGINA	VL T	CROSS REFERENCE(S)				
CLASS SUBCLASS	CLASS	SUBCLASS (ONE SUBCLASS PER BLOCK)				
- OLAGO						
ITERNATIONAL	CLASSIFICATION					
TERITATIONAL		ļ - 1				
		 				
		 	 		 	
			 	Continued	on Issue Slip Inside	File Jacket

				CL AIMS	S ALLOWED
TERMINAL	DRAWINGS				
DISCLAIMER	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G.
		L		NOTICE OF ALL	OWANCE MAILED
The term of this patent subsequent to (date)	 				
has been disclaimed.	(Assistant	Examiner)	(Date)		•
The term of this patent shall not extend beyond the expiration date of U.S Patent. No.	· ·		ļ	ISS	UE FEE
				Amount Due	Date Paid
	(Primary	Examiner)	(Date)		
	 			ISSUE BA	TCH NUMBER
The terminalmonths of this patent have been disclaimed.		nents Examiner)	(Date)		
				<u> </u>	
WARNING: The information disclosed herein may be re- Possession outside the U.S. Patent & Trade	stricted. Unauthorized mark Office is restricted	l disclosure may be d to authorized emp	prohibited by the ployees and contra	United States Code Title : ctors only.	35, Sections 122, 181 and 368
Possession outside the U.S. Patent & Trade			FILED WITH	1:	FICHE CD-RO